Many applICations require a sampling circuit whose output is inverted with regard to the respective sample of an input signal. A simple approach is a cascade of a common noninverting sample-and-hold amplifier and an inverting amplifier. A classic inverting amplifier is an op amp with voltage feedback from two resistors. The values of these resistors, which are usually equal, should be high enough to decrease the total power loss of P=2V²/R, which is proportional to the square of the output voltage. The values of these resistors should be as low as possible to preserve the bandwidth of the op amp.　

       Any parasitic caPACitance (C₂ in the following equation) parallel to feedback resistor R₂ forms a pole in the transfer function of the inverter. This pole results in an additional breakdown of the gain-Frequency characteristic of the inverting amplifier, with the value of breakdown frequency of f₂=(1/2π)×(1/R₂C₂)_，To retain the widest possible bandwidth, f₂>f_T, where f_T is the transition frequency of the op amp—in other words, the frequency at which the open-loop gain of the op amp drops to unity.

　　The Analog Devices’ AD8592 dual op amps, which have a high-quality shutdown function, allow

you to use a different approach (Reference 1). The inverting sample-and-hold circuit in Figure 1 uses no external resistors. Thus, no power disSIPates at external passive devices in the hold state of the circuit. All op amps act as voltage followers. In the hold state, followers B₁ and A₂are enabLED; thus, the B lead of the C₁ capacitor, PIN 1 of IC₂, is grounded through the output of A₂, and the input voltage, V_IN, gets followed at the A lead of the C₁, Pin 9 of IC₁. Upon the sampling command, Q is high, and, at this time, the A lead of C₁ gets grounded through the output of the A₁ follower. This scenario causes a negative voltage of –V_S to appear at the input of the B₂voltage follower, which in turn charges the C₂ capacitor to the voltage of –V_S at the beginning of the sampling command. Voltage follower A₃ serves as an impedance converter.

　　The AD8592’s data sheet does not directly specify the leakage current at the output of the voltage follower; however, you CAN estimate it as being lower than 10 pA. Capacitors C₁ and C₂ thus can have unusually low values. On the other hand, the op amps’ high output current of 250 mA contributes further to the fast charging of capacitors C₁ and C₂.

　　The B3 voltage follower serves as a delay line, which, in conjunction with one AND gate and one NOR gate, generates two sEMIcomplementary logic-control signals (Figure 2). Both of these signals, Q_S and absBottom" border="0" onload="return imgresize(this);" onclick="javascript:window.open(this.src);" style="cursor:pointer;"/> are thus kept at an inactive low level for a sufficiently long time, before moving to an active high level, providing a break-before-make operation. The input voltage gets tracked at the C₁ capacitor with  absBottom" border="0" onload="return imgresize(this);" onclick="javascript:window.open(this.src);" style="cursor:pointer;"/>high, and the last value of this voltage, at the high-to-low transition of absBottom" border="0" onload="return imgresize(this);" onclick="javascript:window.open(this.src);" style="cursor:pointer;"/> is a sample. The sample, at the instant of the low-to-high transition of Q_S, appears with a negative sign at capacitor C₂ and subsequently at the output.

英文出处： http://www.edn.com/article/CA6462563.html?industryid=47038

上一页  [1] [2]