When you do not press S1, R2 has a voltage drop arising from the reset supervisor’s supply current and  output loading. For most reset supervisors, the maximum supply current is 50 &mICro;A. For most designs, the  output goes to one or more CMOS inputs that require about 10 µA each. With two CMOS devices connected to  , the total current through R2 would be (2×10 µA)+50 µA=70 µA. The voltage drop across R2 due to the current flow effectively adds 70 µA×100Ω=7 mV to the reset supervisor’s reset-threshold voltage.

　　You should consider several trade-offs for the

selection of values for R1, R2, and C1. The value of the LOCal bypass caPACitor, C1, for the reset supervisor should be low enough to allow the reset supervisor to detect transient supply-voltage drops. The time constant of R2 and C1 determines this factor; in this example, the time constant is 100Ω×0.01 µF=1 µsec. This figure is typically much higher than the decay rate of a regulated power supply that has lost power.

　　When you activate S1, current flows through R1 and R2. In the circuit in Figure 1, the current flow when you activate S1 is 3.3V/(100Ω+100Ω)=16.5 mA. This amount of current would be OK for a line-powered system but may not be OK for a battery-powered system. You CAN reduce the current by increasing the value of R1 and ensuring that the reset supervisor’s supply voltage drops below the minimum reset threshold. You can also increase the value of R2, along with that of R1, but doing so will cause increased voltage drop and slower response to transients. Note that the increased current of the manual reset oCCurs only while the manual reset is active, and typical system current drops while  is active.

          英文原文地址： http://www.edn.com/article/CA6430341.html?industryid=47041

上一页  [1] [2]